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E571 ABSTRACT 
A multiport memory architecture is disclosed for each 
of a plurality of task centers (11,20,30,40) connected to 
a command and data bus (10). Each task center, (such as 
I1 11 4,394,726 
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the center 11) includes a memory (13) and a plurality of 
devices (12, 14, 15, 17) which request direct memory 
access as needed. The memory (13) includes an internal 
data bus (53) and an internal address bus (50) to which 
the devices are connected, and direct timing and con- 
trol logic (54) comprised of a 10-state ring counter (62) 
for allocating memory devices by enabling AND gates 
(64) connected to the request signal lines of the devices. 
The outputs of AND gates connected to the same de- 
vice are combined by OR gates (66) to form an ac- 
knowledgement signal that enables the devices to ad- 
dress the memory during the next clock period. The 
length of the ring counter may be effectively length- 
ened to any multiple of ten to allow for more direct 
memory access intervals in one repetitive sequence. 
One device is a network bus adapter (14) which serially 
shifts onto the command and data bus (10) a data word 
(8 bits plus control and parity bits) during the next ten 
direct memory access intervals after it has been granted 
access. The NBA is therefore allocated only one access 
in every ten intervals, which is a predetermined interval 
for all centers. The ring counters of all centers are peri- 
odically synchronized by DMA SYNC signal to assure 
that all NBAs be able to function in synchronism for 
data transfer from one center to another. 
9 Claims, 5 Drawing Figures 
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DISTRIBUTED MULTIPORT MEMORY 
ARCHITECTURE 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
BACKGROUND OF T H E  INVENTION 
This invention relates to a system for data processing, 
and more particularly to a separate multiport memory 
architecture for each of a plurality of task centers in a 
bus oriented, distributed data processing network. 
A distributed data processing network is a preferred 
architecture for use of the new microprocessor technol- 
ogy. In a complex system, such as a spacecraft com- 
mand and data system, separate microprocessors may 
be assigned the various tasks which are best carried out 
independently, but which require some communication 
and coordination between the task centers. 
By distributing the data processing capability of a 
system to task centers, many instruments and sensors 
are converted into “intelligent” instruments and sen- 
sors. These task centers can process their own raw data 
to a desired extent, thus reducing the volume of raw 
data to be transferred for transmission, storage or fur- 
ther processing. In spacecraft, this reduces the load on 
the telemetry and communication systems. However, 
this limited computational ability of autonomous task 
centers must have communication and be coordinated 
with other task centers. This is best accomplished 
through a common bus to which each is coupled by a 
network bus adapter (NBA). The usual practice is to 
provide a buffer memory in the NBA, from which the 
microprocessor transfers the data to its dedicated rnem- 
ory for processing. Function devices associated with 
the microprocessor have access to that memory only 
under control of the microprocessor. It would be desir- 
able to have direct memory access for each device asso- 
ciated with a microprocessor, as well as the micro- 
processor itself, on a time sharing basis. 
SUMMARY OF T H E  INVENTION 
In accordance with the present invention, a distrib- 
uted data processing system is comprised of task centers 
interconnected by a system (serial command and data) 
bus. Each center has a multiport memory that is con- 
nected to one or more using devices and is coupled to 
the bus by a network bus adapter (NBA). The using 
devices connected to the memory may include a micro- 
processor. The memory of each task center includes an 
internal parallel data bus and an internal parallel address 
bus to which the bus adapter and other devices are 
connected for direct memory access (DMA). Also in- 
cluded is logic means for DMA timing and control of 
access to the memory by the devices in a time sharing 
mode which treats the NBA the same as all other de- 
vices. This timing and control is effected by a ring 
counter driven by a system clock pulse and periodically 
resynchronized by DMA sync pulses distributed to the 
task centers. Each ring counter produces NX intervals, 
2 
intervals. For another aspect of the invention, which 
will become apparent from the summary below, the 
integer N is purposely selected to be 10 for synchro- 
nously transferring 10-bit words over the system bus. 
During each group of the NX intervals in a task cen- 
ter, a different one of NX gate means is enabled by the 
ring counter to transmit a DMA request signal from 
whichever device connected thereto is requesting mem- 
ory access. Since some devices may require more fre- 
10 quent memory access than others, such as the micro- 
processor, the memory access request signal from that 
device may be connected to more than one gate means, 
such as every other one enabled by the ring counter 
while other devices may be connected to only one or  
All gates connected to a common device are con- 
nected to a single means which acknowledges the re- 
quest thus transmitted by the gate means. The acknowl- 
edgement enables the device requesting access to place *’ an address on the internal address bus and to either 
accept data thereafter placed on the internal data bus or 
to place data on the internal data bus. The address thus 
placed on the internal address bus includes a read/write 
control signal. A device will always signal either a read ’’ or a write function each time it requests memory access. 
In that manner, as the NX gate means are sequentially 
enabled during the NX intervals, memory access is 
assured for each device requesting access at least once 
In the distributed data processing system, each multi- 
port memory and its associated devices constitutes a 
center for the processing of data independent of all 
other data processing centers. Collision of data on the 
35 bus is avoided by a bus controller in one task center 
which directs data transfers between task centers by 
determining from a table stored in memory which 
should transmit and which should receive data trans- 
ferred in the usual way, while other centers go about 
40 their own tasks. This assures command and data bus 
operation in a time-shared mode, with controlled and 
synchronized operating times one the bus for the vari- 
ous distributed task centers. Order is thus maintained by 
the bus controller while the task centers operate autono- 
45 mously within blocks of time synchronized by the sys- 
tem clock and DMA pulses and intercommunication 
between task centers occur in strict synchronism. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
50 appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF T H E  DRAWINGS 
FIG. 1 is a functional block diagram of a distributed 
data processing system utilizing multiport memories at 
the task centers or modules for direct memory access by 
all associated devices which may include a micro- 
processor, and which include a network bus adapter, 
60 with a bus controller in one module for the system to 
permit use of a command and data bus in a controlled 
manner by all of the centers connected to the bus. 
FIG. 2 illustrates the manner in which each multiport 
memory is connected by an internal address bus and an 
5 
l 5  two of the gate means. 
3o during each full cycle of the ring counter. 
55 
where N is an integer that is the same for all centers, 65 internal data bus to devices for direct memory access 
such as 10, and X is an integer that is selected for each (DMA) under control of DMA timing and control logic 
center, depending on the needs of the individual centers responding to system clock pulses and a sync pulse from 
for servicing all using devices during each group of NX a common source. 
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FIG. 3 is a basic timing diagram for the DMA timing 
and control logic of FIG. 2. 
FIG. 4 is a generalized logic diagram of means for 
generating the timing sequence illustrated in FIG. 3 for 
an exemplary task center. 
FIG. 5 illustrates the message format for the com- 
mand and data bus in FIG. 1. 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
As shown in FIG. 1, a distributed data processing 
network is provided by a plurality of task centers, or 
modules, of which four are shown by way of example, 
each connected to a serial command and data bus 10. 
One high level module (HLM) 11 contains a micro- 
processor (pP) 12, such as an RCA 1802 microproces- 
sor operated at a clock frequency of 1.6128 mHz and a 
read/write memory (RWM) 13 for storage of 32K 
words of eight bits, each with parity error detection. In 
addition, the HLM contains a network bus adapter 
(NBA) 14 which enables data to  be entered into or 
extracted from the memory via the bus 10. The HLM 
also has a bus controller (BC) 15 which is dedicated to 
the bus 10 for moving blocks of data between memories 
of all task centers connected to the bus 10. The bus 
controller operates independently from the micro- 
processor. It reads a control table directly from the 
memory 13 to specify the routing and priority of bus 
transfers. Thus, the bus 10 is controlled by the HLM. 
A decoder 16 provides the basic communication path 
of input command data to the distributed data process- 
ing network. The input data may consist of a first type 
of commands to the high level module, such as for 
programming the operation of the bus controller 15. 
Briefly, the bus controller 15 puts data into the proper 
format, sends a data address header out on the bus, 
which describes the source and recipient bus adapter@). 
Immediately thereafter, it extracts data from the source 
bus adapter one 10-bit word or byte at a time and seri- 
ally transmits each word on the bus for reception by the 
recipient adapter@). Bus operation is thus in a time- 
shared mode, with table controlled time sequences for 
uplinked commands and data transfers between data 
processing centers while devices at each center may 
engage in internal data transfers in independent and 
parallel processes. Consequently, there is no possibility 
of data collisions on the system bus; only one data word 
is permitted on the system bus at any one time, but 
independent of internal bus utilization of the task cen- 
ters. The NBA of each task center provides the neces- 
sary one-word buffer memory for data to and from the 
bus 10. 
A command interface 17 couples the decoder to the 
memory 13 of the HLM. For access to  the memory, the 
command interface, microprocessor, bus controller and 
network bus adapter are each considered to be simply a 
“device” which must request direct memory access 
when needed. 
The input data may also consist of a second type of 
commands which are routed to a critical controller 18 
which acts on the commands to control the distributed 
data processing system through dedicated lines (not 
shown) independent of the command and data bus 10. 
Its primary role is to protect critical functions and es- 
tablish the configuration of the system. 
Other modules are illustrated by way of example, 
such as a module 20 for some using device 21 which 
shares a memory 22 with a microprocessor 23 and a 
5 
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network bus adapter 24 in the same manner in which the 
bus controller, or microprocessor of the module 11 
share a memory. Similarly, a low-level module (LLM) 
30 has a memory 31 shared by a network bus adapter 32, 
a microprocessor 33, and telemetry 34 for providing 
information from sensors in the form of signals con- 
verted from analog to digital form by a converter 35 
which uses the memory 31 as a buffer memory. Another 
type of module 40 is unique in that it includes a read/- 
write memory 42, a network bus adapter 44, a high rate 
input control buffer 46 for high rate scientific data in- 
put, and a tape recorder 48. The function of this module 
is that of bulk memory (BUM) only. It does not include 
a microprocessor. 
This rather generalized system illustrates not only a 
typical environment for the invention which relates to 
the memories of the task centers, but also a system fea- 
ture of the invention which takes advantage of the mul- 
tiport memories of the task centers. That feature is the 
ability of data transfer from any one multiport memory 
to another through the system bus, thus linking all mem- 
ories of distributed task centers in to effectively one 
multiport memory. Each multiport memory includes as 
a functional part thereof an internal address bus, an 
internal data bus and DMA timing and control logic as 
shown in FIG. 2 for the HLM of FIG. 1. The DMA 
timing and control logic similarly provided for every 
module is independent but synchronized with each of 
the other modules. 
Referring now to FIG. 2, the internal parallel address 
bus, designated by the reference numeral 50 is con- 
nected to the microprocessor 12, memory 13, network 
bus adapter 14, and the bus controller 15 to form a 
completely independent task center. Also included, as 
desired, may be additional devices or functions, such as 
a parity check function 51 and a writehead protection 
and status function 52 which are put into operation as 
the memory is addressed. Data to and from the memory 
is through an internal parallel data bus 53. For a high 
speed memory, the memory is addressed directly from 
the address bus, but for a slower memory, an address 
register 13u may be included to latch the address codes. 
The memory may be divided into a read/write memory 
13b and a read only memory 13c. as desired. The unique 
part of the task center is the manner in which direct 
memory access is controlled by DMA timing and con- 
trol logic designated by a functional block 54. 
The timing function of the control logic 54 is illus- 
trated by the timing diagram in FIG. 3. The DMA 
timing and control logic receives clock pulses for timing 
NX intervals, where N is conveniently selected to be N 
bit times of a word serially transmitted, such as 10 (8 bit 
byte plus parity and control bits), and X is an integer 
such as one in this example, or any other number such as 
three in other task centers, for providing the minimum 
number of intervals in groups of NX necessary to ser- 
vice all devices. The number X thus allows a task center 
to be uniquely designed for its task. For example, if a 
great volume of data processing will involve very fre- 
quent memory access by a microprocessor and possibly 
by another device as well, X may well be selected to be 
three so that in three word times, each of the other 
devices (one or more) will be given memory access at 
least once during one sequence of NX timing intervals. 
Then the pattern is repeated. 
For the HLM the number X is one, so there are only 
ten intervals during one NX sequence of the DMA 
timing and control logic. During this sequence, the 
4,394,726 
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memory access request of the microprocessor is sam- it will be resynchronized at the end of the 66.67 ms 
pled five times (every other clock pulse interval), and if timing interval. 
the request signal line is up, the DMA transmits an It should be noted in the timing diagram of FIG. 3 
acknowledgement signal to give the microprocessor that memory access is allocated to the NBA once for 
direct memory access. During the remaining (odd num- 5 every 10 clock pulses, which is once for every serial 
bered) intervals, the memory access request line of the word time on the system bus. A word sync pulse is also 
other devices are sampled, and if up, the other devices generated by the clock pulse source 60 to indicate the 
are given direct memory access in a similar manner. end of a data word (8 bits PIUS control and parity bits). 
Note that one interval designated DMA is reserved for These Word sync Pulses are used by the centers to load 
the DMA timing and control logic should it be designed 10 a previously accumulated word in the bus adapter into 
to include Some function besides DMA timing that the memory and to start receiving the next word on the 
requires memory access, a possibility that g w s  beyond bus or to stop serial transmission onto the bus and to 
the scope of this invention, or should other devices be read the next word to be transmitted from memory. Its 
added. position in the sequence of ten clock pulse periods is 
In the event that X is selected to be greater than One, 15 selected to allow ample time for the NBA to carry out 
the ]@interval sequence is three times, but its signal conditioning and data conditioning functions 
each time with a different interval distribution pattern for the center's bus interface capability when transmit- 
trates exemplary distribution patterns for the high-level itors data On the bus and determines when and how the 
module 11 and for the bulk memory module 40. Note 20 center is to interact with messages. It has a one-word 
cycles for the pattern. That may be achieved by simply being received' The NBA also routes the data to and 
the system. ring counter cycles. The output of that 2-bit counter is Before proceeding with a discussion of the system then used to gate the outputs of the ring counter to first aspects of this multiport memory architecture, it should 
be understood that the system embodying this invention one set of gate means for sampling memory access re- quests from the devices to a second and then a third set is to be a well disciplined system in which all commands 
interval cycle will therefore illustrate the manner in 3o with their execution times) for execution at a later time 
as part of a preplanned and prestored sequence. The which the present invention may be implemented. '* a DMA sync pulse from a source prestored sequence involves not only the stored com- 
60 sets a ring counter 62 to b state mands but also the table for the bus controller in order 
66.67 ms. The next 'lock pulse from the then that data may be transferred from one center to another 
sets the counter to its second state, and each clock pulse 35 when required. ne transfer is made one d a b  word at a 
thereafter occurring at 2.48 ps intervals advances the time, where each word consists of eight bits with a 
counter to the next state. When the tenth state has been leading control bit and a trailing bit added. Inter- 
reached, the counter simply steps to the first state. The nal to a task center, a word is typically 8 bits, but can be 
]@state sequence is repeated every 24.8 ps- Each ofthe 14 bits. Whenever a Idbit word is transferred on the 
outputs of the counter 1 through 10 is Connected to a 10 bus 10, it is divided into two bytes, each of which &- 
=Parate One of a group of ten AND gates 64. The set- comes part of a 10-bit word actually transmitted serially 
ond input to each gate is then connected to a device by the sour- NBA, 
which may request memory access at random by trans- n e  data system bus protocol is designed to allow 
mittin43 a request Signal. When the gate connected to a some interfacing flexibility so that the various task cen- 
device requesting access is enabled by the ring counter, 45 ters may efficiently communicate with each other in 
it transmits an acknowledgement signal to the device carrying out various transactions. The basic format and 
which then stops transmitting the request signal, i.e., maximum size of those transactions are defined for all 
which resets a request flag at the device, and enables the bus transfers according to the particular application of 
device to Place a memory ddress  on the internal mem- the system. The data transferred will reach all network 
ory bus So, and to receive or transmit data via the inter- 50 bus adapters, but the unique address codes of the data 
nat data bus 53. A read or write control signal is gated transferred prevent them from affecting nonintended 
to the memory via the internal address bus along with centers. The only allowable addressing modes and the 
the address. specific protocol configuration for the various types of 
Each device may be connected to more than one bus traffrc will now be described. 
AND gate, as shown in FIG. 4 to implement the mem- 55 Because of the varied needs of the different centers, 
ory access pattern shown in FIG. 3 for the high level the protocol allows different modes of information 
module. The acknowledgement outputs of the AND transfer. An external DMA channel can use the format 
gates connected to the same device are connected to the header information to direct data transfers. If only an 
same one of a group of OR gates so that from the group internal microprocessor controlled DMA channel is 
for access request and acknowledgement. FIG. 3 illus- ting data on the bus 10. The NBA also continually man- 
that the bulk memory module requires three l@interval buffer memory for data to be transmitted Or data 
adding a &bit counter to the logic means to count the from the desired locations in the multiport memory Of 
25 
Of gate means* The sing1e set Of gate for a lo- are stored in the memories of the centers (along 
Referring to 
of AND gates there are only as many acknowledgement 
signals as there are devices to be granted memory ac- 
cess. In that way, every device is granted memory ac- 
cess one or more times every IO-bit word time (24.8 ps). 
Once every 66.67 ms, all DMA timing and control logic 
is resynchronized by the DMA sync pulse from the 
source 60. Since the source 60 is common to all task 
centers, the memory access cycles are always synchro- 
nized, but should any one ring counter fall out of step, 
60 used, other means shall be used to specify local memory 
addressed for the transfers. The following paragraphs 
provide a brief description of the two allowable ad- 
dressing modes namely an immediate and a nonimmedi- 
ate addressing mode. Use of one or the other is required. 
The immediate addressing mode requires an external 
DMA channel within the task center. In this mode, the 
two bytes following the recipient (source) code in the 
header specify the memory location into (from) which 
65 
4,394,726 
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data is to be loaded (extracted). The contents of the 
operand explicitly define the memory location. The 
memory address words in the header are used to set the 
starting address for a data transfer. The transfer may be 
any kind: Le., command, data collection, monitor, or 
memory load. 
The nonimmediate addressing mode is required 
where only the internal DMA is available. In this mode 
the microprocessor of a center controls the starting 
address of a data transfer by its own internal program. 
The memory address word in the supervisory command 
header is ignored. Therefore, the address preparations 
for data transfers within a nonimmediate task center is 
the responsibility of that task center. The bus controller 
provides the bus transaction management function for 
the system using a table stored in the HLM memory 13. 
At the next DMS sync pulse, the table is read out of 
memory and used by the bus controller to transfer data 
between memories connected to the bus by their respec- 
tive network bus adapters. For each transfer, the bus 
controller uses message header data obtained from the 
HLM memory, adds control and parity bits to each 8-bit 
byte and channels reply data from the data source into 
a supervisory line on the bus. The supervisory line is a 
simplex data channel in the bus which carries control 
and data information to the various task centers. 
The bus message format will now be described in 
detail. Since the bus 10 is simply a memory transferring 
medium, the only information which appears on the bus 
is: what center memory is to be interrogated for data 
(the source, or  transmitter), what center memory is to 
be loaded with this data (the destination, or recipient); 
and the data itself. The generalized bus message format 
is shown in FIG. 5. The bus protocol provides for multi- 
ple recipients to be addressed for any given data trans- 
fer. In the event that there is only one recipient, as will 
8 
bus transaction, a single bus adapter of the task center 
which is selected as a data source, and the one or more 
bus adapters of task centers which are selected as data 
recipients. Bus controller instructions are passed over 
5 the supervisory line to the bus adapters. The reply data 
is passed over a reply line in the command and data bus 
after having been selected as one signal path out of 
many. This allows the controller to retain management 
of traffic on the supervisory line. 
The last control word is a filler to allow sufficient 
time for the source to extract the first word from its 
memory and start placing the data on its reply line of 
the bus. This word contains the number of data bytes in 
the body of the message. The “body” following this 
l 5  control word is the data from the source’s memory. The 
bus controller controls the data from the source’s reply 
line and places it onto the bus. The controller continues 
to do this until it has placed a specified number (from 0 
to 12710) of words onto the bus, at which time a new 
*O control word is placed on the supervisory line (may be 
the idle sequence). The transfer of data bytes is always 
terminated by a control word with a leading bit of 1. 
From the foregoing description it is evident that a 
rnultiport memory system is provided comprised of a 
25 plurality of memories connected to a common com- 
mand and data bus through network bus adapters, and 
interacting under control of a bus controller connected 
to one of the multiport memories. Routing of data on 
3o the bus, and priority of access to the bus are determined 
by a stored table in the memory associated with the bus 
controller. Each rnultiport memory may have a plural- 
ity of devices connected to it for direct memory access, 
one of which may be a microprocessor. Each multiport 
35 memory thus constitutes the nucleus of a center for 
autonomously carrying out distributed tasks which may 
10 
be the in the majority of the transactions, the end of be coordinated by ;he-transfer of data between memo- 
the header and beginning of the body of the message ries under the supervision of the command and data bus. 
follow immediately, A repetitious Io-bit idle pattern Although particular embodiments of the invention 
(1- is continuous~y transmitted On the super- 40 have been described and illustrated herein, it is recog- 
visory line of the bus until a message transmission is nized that modifications and variations may readily 
initiated. Each message consists of a header followed by Occur to those skilled in the art. Consequently, it is 
a body. The header contains a number of words of 10 intended that the claims be interpreted to cover such 
bits each, that number depending on the number of modifications and equivalents. 
recipients. Header words are grouped into 3-word tri- 45 What is claimed is: 
ads defining a single source, and one or more recipients 1. In a distributed data Processing system having a 
of the message. (The Source may not be a recipient of plurality of independent centers connected to a bus for 
the same message.) The first word of each triad has two performing tasks, and having a ~ ~ r c e  of system clock 
1’s ( I  1) as its leading bits (bits 0, 1). Bit 2 is 0 for the pulses applied to all centers, each task center being 
source and 1 for each recipient. Bits 3 through 8 contain 50 comprised of a memory and a Plurality of devices using 
the user codes. Specific user address codes are predeter- said memory, one of said devices in each center being a 
mined. The following two words in each triad are used bus adapter coupling said bus to said memory, and one 
to specify the starting address in the center’s memory to of said devices in one of said centers being a bus control- 
which, or  from which, the data in the message is trans- ler for control of the transfer of data between task cen- 
ferred. Specific addresses for each function are also 55 ters, a separate rnultiport memory architecture for said 
predetermined. Thus, the bus control header contains memory of each task center comprising logic means 
control information consisting of groups of 3 words responsive to said clock pulses for synchronous timing 
followed by a final word. Each 3-word group identifies and control of direct access to said memory by devices 
a task center, and the first of the three words of a group of the task center, including said bus adapter, a separate 
indicates whether the center is a source or a recipient, 60 device being given access during each of NX clock 
and a 16-bit address in memory for the beginning of the pulse periods in a predetermined sequence, with se- 
data transfer. The final word tells the bus controller lected devices being given access more than once in a 
how many words (data bytes plus control and parity sequence, where N is the fixed number of bits in a word 
bits) are to be transferred and informs the participants to be serially transferred on said bus between centers 
that the transfer is about to begin. The transfer consists 65 and X is an integer selected for each task center to 
of0 to 127 words and it is terminated by the bus control- satisfy particular needs of the task center, whereby all 
ler before starting another bus transfer. A typical data devices of a task center are given memory access at least 
transfer involves the bus controller which manages the once during NX clock pulse intervals. 
4,394,726 
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2. In a distributed data processing system as defined memory access request signal from the same associated 
in claim 1 having a source of synchronizing pulses oc- device, each OR gate having its output terminal con- 
curring at intervals of some multiple of NX clock pulses nected to the associated device to acknowledge the 
for the task center having the largest number X, memory access request and enable the associated device 
wherein said direct memory access and control means is 5 to place a memory address on said internal address bus, 
resynchronized by said synchronizing pulses. and to read or  write in memory through said internal 
3. The improvement defined by claim 2 wherein said data bus. 
network bus adapter of each task center is given access 8. A multiport memory comprised of a memory into 
by said logic means once during every group of N clock which data may be stored, and from which data stored 
pulses in order for said bus controller to direct a serial 10 may be read out, a bus for data stored and read from 
N-bit word transfer from one center to one or more said memory, a bus for addressing said memory for 
centers during every group of N clock pulses which storing or  reading data, a plurality of devices connected 
thereby define a serial word time on said bus. to said address bus and said data bus for access to said 
4. A system as defined in claim 1,2, or 3 wherein said memory to read or store, or both read and store data, 
center having said bus controller includes a command 15 each device being adapted to generate a request signal 
interface means as a device coupled to said memory for when memory access is required, and direct memory 
storing in said memory commands from an external access timing and control means for allocating memory 
source. access to said devices in a fixed periodic sequence and 
5. A system as defined in claim 4 wherein said multi- acknowledging a request by each device during its allo- 
port memory structure includes an internal address bus 20 cated intervals by an acknowledgement signal to the 
and an internal data bus, and each of said devices is device requesting access, thereby to enable it to place 
coupled to said internal address bus for addressing said an address on said address bus and place or accept data 
memory and each of said devices is coupled to said on or from said data bus for storing or reading data from 
internal data bus for reading out or storing data in said said memory. 
memory when enabled to do  so by said direct memory 25 9. A multiport memory as defined in claim 8 wherein 
access timing and control means. said direct memory access timing and control means is 
6. A system as defined in claim 5 wherein a device is comprised of a source of clock pulses, a ring counter 
enabled by said direct memory access timing and con- means responsive to said clock pulses for producing at 
trol means during its allotted clock pulse interval upon output terminals thereof output signals in repetitive 
request by a signal acknowledging the request. 30 sequence, an array of AND gates, one for each output 
7. A system as defined in claim 6 wherein said direct terminal of said ring counter means, each AND gate 
memory access timing and control means of each is having one terminal connected to a different one of said 
comprised of an array of NX AND gates, an array of output terminals of said ring counter means, and the 
OR gates, one OR gate for each device of a center, a other input terminal connected to receive a request 
ring counter means responsive to said clock pulses and 35 signal from a device, some AND gates having the other 
resynchronized by said synchronizing pulses for succes- input terminal connected to the same devices as desired, 
sively enabling said array of NX AND gates, each and an array of OR gates, one OR gate for each device, 
AND gate having one terminal connected to a different each OR gate being connected to pass the output signal 
one of NX output terminals of said ring counter means of all AND gates connected to receive a memory access 
and the other input terminal conected to receive a re- 40 signal from the same associated device, each OR gate 
quest signal from a device, some AND gates having the having its output terminal connected to the associated 
other input terminal connected to the same devices as device to transmit the passed request signal as an ac- 
desired, each OR gate being connected to pass the out- knowledgement signal. 
put signal of all AND gates connected to receive a 
’ 
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